Integration of Robustness in the Design of a Cell - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Book Sections Year : 2002

Integration of Robustness in the Design of a Cell


When exposed to an harsh environment in space, high atmosphere or even on earth, Integrated Circuits undergo soft errors. Among these events the most worrying is an electrical upset, so called Single Event Upset (SEU) evidenced in latches. We present here the circuit architecture of a new SEU hardened latch. The hardening is based on an integrated redundancy of the information and a high impedance state switching. The design prevents perturbation to propagate inside the latch and saves an uncorrupted information source for recovery mechanisms. Post layout circuit simulations are used to verify the hardness assurance of this design; we also compare it to usual techniques and report significant improvements for its use in SoC.
Fichier principal
Vignette du fichier
P_2001_2_paper_VLSI_SoC2001.pdf (103.76 Ko) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

lirmm-00268502 , version 1 (20-12-2017)



Jean-Max Dutertre, Fernand-Michel Roche, Guy Cathébras. Integration of Robustness in the Design of a Cell. SOC Design Methodologies, 90, Kluwer Academic Publishers, pp.229-239, 2002, IFIP — The International Federation for Information Processin, 978-1-4757-6530-4. ⟨10.1007/978-0-387-35597-9_20⟩. ⟨lirmm-00268502⟩
126 View
149 Download



Gmail Mastodon Facebook X LinkedIn More