Integration of Robustness in the Design of a Cell

Abstract : When exposed to an harsh environment in space, high atmosphere or even on earth, Integrated Circuits undergo soft errors. Among these events the most worrying is an electrical upset, so called Single Event Upset (SEU) evidenced in latches. We present here the circuit architecture of a new SEU hardened latch. The hardening is based on an integrated redundancy of the information and a high impedance state switching. The design prevents perturbation to propagate inside the latch and saves an uncorrupted information source for recovery mechanisms. Post layout circuit simulations are used to verify the hardness assurance of this design; we also compare it to usual techniques and report significant improvements for its use in SoC.
Type de document :
Communication dans un congrès
SoC Design Methodologies - International Conference on Very Large Scale Integration of Systems-on-Chip, 2002, Montpellier, France. Kluwer Academic Publishers, pp.229-239, 2002, 〈10.1007/978-0-387-35597-9_20〉
Liste complète des métadonnées

Littérature citée [15 références]  Voir  Masquer  Télécharger

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00268502
Contributeur : Christine Carvalho de Matos <>
Soumis le : mercredi 20 décembre 2017 - 19:03:33
Dernière modification le : jeudi 24 mai 2018 - 15:59:25

Fichier

P_2001_2_paper_VLSI_SoC2001.pd...
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

Jean-Max Dutertre, Fernand-Michel Roche, Guy Cathébras. Integration of Robustness in the Design of a Cell. SoC Design Methodologies - International Conference on Very Large Scale Integration of Systems-on-Chip, 2002, Montpellier, France. Kluwer Academic Publishers, pp.229-239, 2002, 〈10.1007/978-0-387-35597-9_20〉. 〈lirmm-00268502〉

Partager

Métriques

Consultations de la notice

111

Téléchargements de fichiers

314