Scan Cell Ordering for Low Power Scan Testing - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2002

Scan Cell Ordering for Low Power Scan Testing

Abstract

Power consumption during scan testing is becoming a primary concern. In this paper, we present a novel approach for scan cell ordering which significantly reduces the power consumed during scan testing. The proposed approach is based on the use of a two steps heuristic procedure that can be exploited by any chip layout program before flip-flops placement and routing. The proposed approach works for any conventional scan design and offers numerous advantages compared with existing low power scan techniques. Reductions of average and peak power consumption during scan testing are up to 34% and 18% respectively for experimented ISCAS benchmark circuits.
Fichier principal
Vignette du fichier
R097.pdf (63.44 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-00269337 , version 1 (21-01-2017)

Identifiers

  • HAL Id : lirmm-00269337 , version 1

Cite

Yves Bonhomme, Patrick Girard, Christian Landrault, Serge Pravossoudovitch. Scan Cell Ordering for Low Power Scan Testing. ETW: European Test Workshop, May 2002, Corfu, Greece. ⟨lirmm-00269337⟩
138 View
202 Download

Share

Gmail Facebook X LinkedIn More