Skip to Main content Skip to Navigation
Conference papers

Defect-Oriented Dynamic Fault Models for Embedded-SRAMs

Abstract : This paper presents the results of resistive fault insertion in the core-cell array and in the address decoder of the infineon 0.13µm embbeded-SRAM family. Resistive opens defects were the primary target of this study because of their growing importance in VDSMtechnologies. Electrical simulations have been performed to evaluate the effects of resistive opens in terms of functional faults detected and verify the presence of timing-dependent faults. Read disturb, deceptive read disturb and dynamic read disturb faults have beenreproduced and accurately characterized. The dependence of the fault detection on memory operating conditions, injected resistance value and clock speed have been investigated and the importance of speed testing for dynamic fault models is emphasized. Finally resistiveAddress Decoder Open Faults (ADOF) have been simulated and the conditions for maximum fault detection are discussed as well as the resulting implications for memory test.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00269526
Contributor : Christine Carvalho de Matos <>
Submitted on : Thursday, April 3, 2008 - 8:21:42 AM
Last modification on : Wednesday, August 28, 2019 - 3:46:02 PM

Identifiers

  • HAL Id : lirmm-00269526, version 1

Collections

Citation

Simone Borri, Magali Bastian Hage-Hassan, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel. Defect-Oriented Dynamic Fault Models for Embedded-SRAMs. ETW: European Test Workshop, May 2003, Maastricht, Netherlands. pp.23-28. ⟨lirmm-00269526⟩

Share

Metrics

Record views

116