Skip to Main content Skip to Navigation
Conference papers

Process Variability Considerations in the Design of an eSRAM

Abstract : Process variation constitutes a serious hindrance to the performance of SRAMs, since memories require bigger design margins for their proper operations. In this paper, we propose a new dummy bit line driver structure and its statistical sizing method to reduce the sensitivity of the memory with respect to process variations, while improving the read timing margin. The dummy bit line driver is an essential component in a self-timed memory during a read operation. It triggers the sense amplifier at the appropriate time when bit line is discharged. We considered a 256 kb SRAM in a 90 nm technology node.
Complete list of metadata
Contributor : Martine Peridier Connect in order to contact the contributor
Submitted on : Monday, June 27, 2022 - 2:33:06 PM
Last modification on : Friday, August 5, 2022 - 10:48:25 AM


Files produced by the author(s)



Michael Yap San Min, Philippe Maurine, Michel Robert, Magali Bastian Hage-Hassan. Process Variability Considerations in the Design of an eSRAM. MTDT 2007 - IEEE International Workshop on Memory Technology, Design and Testing, Dec 2007, Taipei, Taiwan. pp.23-26, ⟨10.1109/MTDT.2007.4547609⟩. ⟨lirmm-00275258⟩



Record views


Files downloads