Low Cost Self-Test of Crypto-Devices

Abstract : Testability is a major issue, particularly for secure chips. Design-for-Testability techniques based on scan chains proved to be a highway for potential attacks. BIST approaches appear as good alternatives since they do not rely on visible scan chains. In this paper we propose a generic BIST solution for block-cipher devices. Taking advantage of the iterative process involved in such encryption algorithms which results in structural implementation consisting of (quasi) identical round transformations executed by the same piece of hardware, self-test procedures are easily setup. Compared to classical BIST solutions based on pseudo-random test pattern generation and output responses compactors, its main advantages are a negligible area overhead and a very short test time, while guaranteeing 100% of fault coverage.
Type de document :
Communication dans un congrès
WDSN'08: 2nd Workshop on Dependable and Secure Nanocomputing, Jun 2008, Anchorage, Canada, United States. pp.41-46, 2008, 〈http://www.ece.cmu.edu/~koopman/dsn08/index.html〉
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00295108
Contributeur : Bruno Rouzeyre <>
Soumis le : vendredi 11 juillet 2008 - 11:56:13
Dernière modification le : jeudi 11 janvier 2018 - 06:27:19

Identifiants

  • HAL Id : lirmm-00295108, version 1

Collections

Citation

Giorgio Di Natale, Marion Doulcier, Marie-Lise Flottes, Bruno Rouzeyre. Low Cost Self-Test of Crypto-Devices. WDSN'08: 2nd Workshop on Dependable and Secure Nanocomputing, Jun 2008, Anchorage, Canada, United States. pp.41-46, 2008, 〈http://www.ece.cmu.edu/~koopman/dsn08/index.html〉. 〈lirmm-00295108〉

Partager

Métriques

Consultations de la notice

39