Skip to Main content Skip to Navigation
Poster communications

SoC Yield Improvement: Redundant Architectures to the Rescue

Julien Vial 1 Alberto Bosio 2 Patrick Girard 2 Christian Landrault 1 Serge Pravossoudovitch 2 Arnaud Virazel 2 
1 LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
2 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Manufacturing processes in the nanoscale era are less and less reliable thus leading to lower and lower yield. In this paper we investigate the usage of TMR architectures for logic cores to increase SoC yield.
Document type :
Poster communications
Complete list of metadata
https://hal-lirmm.ccsd.cnrs.fr/lirmm-00341799
Contributor : Arnaud Virazel Connect in order to contact the contributor
Submitted on : Wednesday, November 26, 2008 - 9:34:34 AM
Last modification on : Friday, August 5, 2022 - 10:47:57 AM

Identifiers

  • HAL Id : lirmm-00341799, version 1

Collections

CNRS | SYSMIC | LIRMM | LIRMM_MIC | MIC | MIPS | UNIV-MONTPELLIER

Citation

Julien Vial, Alberto Bosio, Patrick Girard, Christian Landrault, Serge Pravossoudovitch, et al.. SoC Yield Improvement: Redundant Architectures to the Rescue. ITC'2008: International Test Conference, Oct 2008, Santa Clara, CA, United States. IEEE, pp.7, 2008. ⟨lirmm-00341799⟩

Export

BibTeX TEI DC DCterms EndNote Datacite

Share

Metrics

Record views

63