Skip to Main content Skip to Navigation
Conference papers

Random Adjacent Sequences: An Efficient Solution for Logic BIST

Abstract : High defect coverage requires good coverage of different fault types. In this paper, we present a comprehensive test vector generation technique for BIST, called Random Single Input Change (RSIC) generation, that can be used to generate tests for many arbitrary misbehaviors that can occur in digital systems, thus providing a single on-chip test generation solution. By proving the effectiveness of universal test sequences produced by such a generation technique in detecting stuck-at, path delay and bridging faults, we demonstrate that using RSIC generation is one of the best and most practical way to reach a high level of defect coverage during BIST of digital circuits.
Complete list of metadata

Cited literature [45 references]  Display  Hide  Download
Contributor : Arnaud Virazel <>
Submitted on : Friday, July 19, 2019 - 6:45:54 PM
Last modification on : Sunday, September 26, 2021 - 7:24:03 PM


Files produced by the author(s)


  • HAL Id : lirmm-00345802, version 1



René David, Patrick Girard, Christian Landrault, Serge Pravossoudovitch, Arnaud Virazel. Random Adjacent Sequences: An Efficient Solution for Logic BIST. VLSI-SoC: Very Large Scale Integration - System-on-Chip, Dec 2001, Montpellier, France. pp.413-424. ⟨lirmm-00345802⟩



Record views


Files downloads