Random Adjacent Sequences: An Efficient Solution for Logic BIST - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Book Sections Year : 2002

Random Adjacent Sequences: An Efficient Solution for Logic BIST

Abstract

High defect coverage requires good coverage of different fault types. In this paper, we present a comprehensive test vector generation technique for BIST, called Random Single Input Change (RSIC) generation, that can be used to generate tests for many arbitrary misbehaviors that can occur in digital systems, thus providing a single on-chip test generation solution. By proving the effectiveness of universal test sequences produced by such a generation technique in detecting stuck-at, path delay and bridging faults, we demonstrate that using RSIC generation is one of the best and most practical way to reach a high level of defect coverage during BIST of digital circuits.
Fichier principal
Vignette du fichier
RSIC_Generation_A_Solution_for_Logic_BIST.pdf (121.61 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Loading...

Dates and versions

lirmm-00345802 , version 1 (19-07-2019)

Identifiers

Cite

René M. G. David, Patrick Girard, Christian Landrault, Serge Pravossoudovitch, Arnaud Virazel. Random Adjacent Sequences: An Efficient Solution for Logic BIST. SOC Design Methodologies, 90, Kluwer, pp.413-424, 2002, IFIP — The International Federation for Information Processing, 978-1-4757-6530-4. ⟨10.1007/978-0-387-35597-9_35⟩. ⟨lirmm-00345802⟩
287 View
52 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More