Fast and Accurate Activity Evaluation in Multipliers - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2008

Fast and Accurate Activity Evaluation in Multipliers

Arnaud Tisserand


This article reports the first results on fast and accurate power evaluation in arithmetic operators. The proposed method uses two steps: 1) accurate useful activity evaluation, 2) fast glitching activity estimation. The first step is based on circuit emulation using FPGA. Activity counters are inserted into the low-level description of the evaluated operator. The modified description is synthesized and downloaded into the FPGA. The operator activity behavior is emulated on the FPGA using large test vectors. The useful activity values accumulated in the FPGA are transferred to the computer. The second step uses the formal model we proposed in [ref] for glitching activity estimation. The complete method is demonstrated on basic multipliers.
Fichier principal
Vignette du fichier
asilomar08.pdf (115.13 Ko) Télécharger le fichier
Origin Publisher files allowed on an open archive

Dates and versions

lirmm-00348084 , version 1 (16-06-2009)



Arnaud Tisserand. Fast and Accurate Activity Evaluation in Multipliers. 42th Asilomar Conference on Signals, Systems and Computers, Oct 2008, Pacific Grove, CA, United States. pp.757-761, ⟨10.1109/ACSSC.2008.5074510⟩. ⟨lirmm-00348084⟩
301 View
802 Download



Gmail Mastodon Facebook X LinkedIn More