Fast and Accurate Activity Evaluation in Multipliers

Arnaud Tisserand 1
1 ARITH - Arithmétique informatique
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : This article reports the first results on fast and accurate power evaluation in arithmetic operators. The proposed method uses two steps: 1) accurate useful activity evaluation, 2) fast glitching activity estimation. The first step is based on circuit emulation using FPGA. Activity counters are inserted into the low-level description of the evaluated operator. The modified description is synthesized and downloaded into the FPGA. The operator activity behavior is emulated on the FPGA using large test vectors. The useful activity values accumulated in the FPGA are transferred to the computer. The second step uses the formal model we proposed in [ref] for glitching activity estimation. The complete method is demonstrated on basic multipliers.
Type de document :
Communication dans un congrès
42th Asilomar Conference on Signals, Systems and Computers, Oct 2008, Pacific Grove, CA, United States. IEEE, pp.757-761, 2008, 〈10.1109/ACSSC.2008.5074510〉
Liste complète des métadonnées

Littérature citée [11 références]  Voir  Masquer  Télécharger

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00348084
Contributeur : Arnaud Tisserand <>
Soumis le : mardi 16 juin 2009 - 12:19:34
Dernière modification le : jeudi 24 mai 2018 - 15:59:21
Document(s) archivé(s) le : mardi 8 juin 2010 - 17:39:27

Fichier

asilomar08.pdf
Fichiers éditeurs autorisés sur une archive ouverte

Identifiants

Collections

Citation

Arnaud Tisserand. Fast and Accurate Activity Evaluation in Multipliers. 42th Asilomar Conference on Signals, Systems and Computers, Oct 2008, Pacific Grove, CA, United States. IEEE, pp.757-761, 2008, 〈10.1109/ACSSC.2008.5074510〉. 〈lirmm-00348084〉

Partager

Métriques

Consultations de la notice

376

Téléchargements de fichiers

948