Fast and Accurate Activity Evaluation in Multipliers

Arnaud Tisserand 1
1 ARITH - Arithmétique informatique
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : This article reports the first results on fast and accurate power evaluation in arithmetic operators. The proposed method uses two steps: 1) accurate useful activity evaluation, 2) fast glitching activity estimation. The first step is based on circuit emulation using FPGA. Activity counters are inserted into the low-level description of the evaluated operator. The modified description is synthesized and downloaded into the FPGA. The operator activity behavior is emulated on the FPGA using large test vectors. The useful activity values accumulated in the FPGA are transferred to the computer. The second step uses the formal model we proposed in [ref] for glitching activity estimation. The complete method is demonstrated on basic multipliers.
Complete list of metadatas

Cited literature [11 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00348084
Contributor : Arnaud Tisserand <>
Submitted on : Tuesday, June 16, 2009 - 12:19:34 PM
Last modification on : Thursday, October 10, 2019 - 10:49:15 AM
Long-term archiving on: Tuesday, June 8, 2010 - 5:39:27 PM

File

asilomar08.pdf
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Arnaud Tisserand. Fast and Accurate Activity Evaluation in Multipliers. 42th Asilomar Conference on Signals, Systems and Computers, Oct 2008, Pacific Grove, CA, United States. pp.757-761, ⟨10.1109/ACSSC.2008.5074510⟩. ⟨lirmm-00348084⟩

Share

Metrics

Record views

595

Files downloads

1118