On-Line Instruction-Checking in Pipelined Microprocessors - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2008

On-Line Instruction-Checking in Pipelined Microprocessors


Microprocessors performances have increased by more than five orders of magnitude in the last three decades. As technology scales down, these components become inherently unreliable posing major design and test challenges. This paper proposes an instruction-checking architecture to detect erroneous instruction executions caused by both permanent and transient errors in the internal logic of a microprocessor. Monitoring the correct activation sequence of a set of predefined microprocessor control/status signals allow distinguishing between correctly and not correctly executed instructions.


Fichier principal
Vignette du fichier
ieee.pdf (607.78 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-00363689 , version 1 (24-02-2009)



Stefano Di Carlo, Giorgio Di Natale, Mariani Riccardo. On-Line Instruction-Checking in Pipelined Microprocessors. ATS: Asian Test Symposium, Nov 2008, Saporro, Japan. pp.377-382, ⟨10.1109/ATS.2008.47⟩. ⟨lirmm-00363689⟩
202 View
310 Download



Gmail Facebook X LinkedIn More