On-Line Instruction-Checking in Pipelined Microprocessors

Stefano Di Carlo 1 Giorgio Di Natale 2 Mariani Riccardo 3
2 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Microprocessors performances have increased by more than five orders of magnitude in the last three decades. As technology scales down, these components become inherently unreliable posing major design and test challenges. This paper proposes an instruction-checking architecture to detect erroneous instruction executions caused by both permanent and transient errors in the internal logic of a microprocessor. Monitoring the correct activation sequence of a set of predefined microprocessor control/status signals allow distinguishing between correctly and not correctly executed instructions.
Keywords : Watchdog On-Line Test
Liste complète des métadonnées

Cited literature [21 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00363689
Contributor : Giorgio Di Natale <>
Submitted on : Tuesday, February 24, 2009 - 10:56:22 AM
Last modification on : Thursday, February 7, 2019 - 3:09:06 PM
Document(s) archivé(s) le : Tuesday, June 8, 2010 - 10:51:25 PM

File

ieee.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Stefano Di Carlo, Giorgio Di Natale, Mariani Riccardo. On-Line Instruction-Checking in Pipelined Microprocessors. ATS: Asian Test Symposium, Nov 2008, Saporro, Japan. pp.377-382, ⟨10.1109/ATS.2008.47⟩. ⟨lirmm-00363689⟩

Share

Metrics

Record views

423

Files downloads

239