Self-Test Techniques for Crypto-Devices - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Journal Articles IEEE Transactions on Very Large Scale Integration (VLSI) Systems Year : 2009

Self-Test Techniques for Crypto-Devices

Abstract

This paper describes a generic BIST strategy for devices implementing symmetric encryption algorithms. Taking advantage of the inner iterative structures of crypto-cores, test facilities are easily set-up for circular self-test of the crypto-cores, built-in pseudo-random test generation and response analysis for other cores in the host device. Main advantages of the proposed test implementation are an architecture with no visible scan chain, 100% fault coverage on crypto-cores with negligible area overhead, availability of pseudo-random test sources and very low aliasing response compaction for other cores.
No file

Dates and versions

lirmm-00365359 , version 1 (03-03-2009)

Identifiers

Cite

Giorgio Di Natale, Marion Doulcier, Marie-Lise Flottes, Bruno Rouzeyre. Self-Test Techniques for Crypto-Devices. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009, 18 (2), pp.329-333. ⟨10.1109/TVLSI.2008.2010045⟩. ⟨lirmm-00365359⟩
123 View
0 Download

Altmetric

Share

Gmail Facebook X LinkedIn More