Skip to Main content Skip to Navigation
Journal articles

Viability of a Delay Testing of Gate Oxide Short Transistors

Abstract : Gate Oxide Short defects are becoming predominant as technology is scaling down. Boolean and IDDQ testing of this defect has been widely studied but there is no paper dedicated to delay testing of this defect. So, this paper studies the delay behavior of Gate Oxide Short faults due to pinhole in the gate oxide. The objective of this paper is to give a detailed analysis of the behavior of the GOS defect taking into account the random parameter of the defect such as the GOS resistance and the GOS location. Because an accurate analysis is desired, the bi-dimensional array will be used. Because a complete analysis is desired, we derive the dynamic characteristic of the GOS as a function of the GOS resistance and location.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00370370
Contributor : Jean-Marc Galliere <>
Submitted on : Tuesday, March 24, 2009 - 11:19:04 AM
Last modification on : Friday, July 20, 2018 - 12:34:01 PM

Identifiers

  • HAL Id : lirmm-00370370, version 1

Collections

Citation

Jean-Marc Galliere, Michel Renovell, Florence Azaïs, Yves Bertrand. Viability of a Delay Testing of Gate Oxide Short Transistors. Journal of Computer Science and Technology, Iberoamerican Science & Technology Education Consortium, 2005, 20 (2), pp.6. ⟨lirmm-00370370⟩

Share

Metrics

Record views

109