Skip to Main content Skip to Navigation
Conference papers

Evaluating the Robustness of Secure Triple Track Logic Through Prototyping

Abstract : Side channel attacks are known to be efficient techniques to retrieve secret data. Within this context, this paper proposes to prototype a logic called Secure Triple Track Logic (STTL) on FPGA and evaluate its robustness against power analyses. More precisely, the paper aims at demonstrating that the basic concepts on which this logic leans are valid and may provide interesting design guidelines to obtain secure circuits.
Complete list of metadata

Cited literature [17 references]  Display  Hide  Download
Contributor : Victor Lomne Connect in order to contact the contributor
Submitted on : Monday, April 6, 2009 - 11:47:02 AM
Last modification on : Friday, August 5, 2022 - 10:48:25 AM
Long-term archiving on: : Thursday, June 10, 2010 - 6:04:53 PM


Files produced by the author(s)



Rafael A. Soares, Ney Calazans, Victor Lomné, Philippe Maurine, Lionel Torres, et al.. Evaluating the Robustness of Secure Triple Track Logic Through Prototyping. SBCCI'08: Symposium on Integrated Circuits and Systems Design, Sep 2008, Gramado, Brazil, France. pp.193-198, ⟨10.1145/1404371.1404425⟩. ⟨lirmm-00373516⟩



Record views


Files downloads