Evaluating the Robustness of Secure Triple Track Logic Through Prototyping

Abstract : Side channel attacks are known to be efficient techniques to retrieve secret data. Within this context, this paper proposes to prototype a logic called Secure Triple Track Logic (STTL) on FPGA and evaluate its robustness against power analyses. More precisely, the paper aims at demonstrating that the basic concepts on which this logic leans are valid and may provide interesting design guidelines to obtain secure circuits.
Liste complète des métadonnées

Cited literature [17 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00373516
Contributor : Victor Lomne <>
Submitted on : Monday, April 6, 2009 - 11:47:02 AM
Last modification on : Wednesday, October 24, 2018 - 9:02:05 AM
Document(s) archivé(s) le : Thursday, June 10, 2010 - 6:04:53 PM

File

SBCCI_2008_camera_ready_final....
Files produced by the author(s)

Identifiers

Collections

Citation

Rafael Soares, Ney Calazans, Victor Lomné, Philippe Maurine, Lionel Torres, et al.. Evaluating the Robustness of Secure Triple Track Logic Through Prototyping. SBCCI'08: Symposium on Integrated Circuits and Systems Design, Sep 2008, Gramado, Brazil, pp.193-198, ⟨10.1145/1404371.1404425⟩. ⟨lirmm-00373516⟩

Share

Metrics

Record views

228

Files downloads

366