An Analysis of the Timing Behavior of CMOS Digital Blocks under Simultaneous Switching Noise Conditions - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2009

An Analysis of the Timing Behavior of CMOS Digital Blocks under Simultaneous Switching Noise Conditions

Abstract

This paper analyzes the impact of Simultaneous Switching Noise (SSN) on the timing behavior of CMOS digital blocks. The concept of Instantaneous Transfer Function is introduced to interpret noisy signals and perform timing measurements on such signals. It is shown that the average swing during switching is the key parameter to predict the noise impact on the delay of a logic path, whereas the peak of noise is not relevant. The influence of structural parameters such as the block topology is evaluated, and the unpredictable aspect of SSN impact on path delay is highlighted.
No file

Dates and versions

lirmm-00386906 , version 1 (22-05-2009)

Identifiers

  • HAL Id : lirmm-00386906 , version 1

Cite

Florence Azaïs, Yves Bertrand, Michel Renovell. An Analysis of the Timing Behavior of CMOS Digital Blocks under Simultaneous Switching Noise Conditions. DDECS'09: IEEE Design and Diagnostics of Electronic Circuits and Systems, Apr 2009, Liberec, Czech Republic. pp.158-163. ⟨lirmm-00386906⟩
67 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More