Delay Fault Diagnosis in Sequential Circuits - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2009

Delay Fault Diagnosis in Sequential Circuits

Abstract

The importance of delay faults proportionally increases when entering in the nano-technology era, and logic diagnosis must localize delay faults as precisely as possible to speed-up yield ramp-up. This paper presents a logic diagnosis approach targeting delay faults. The proposed approach is based on the single-location-at-a-time (SLAT) paradigm used to determine a set of suspects. It addresses the case of sequential circuits tested at-speed. The main advantages of this approach are that it can manage a comprehensive set of delay faults, and that it is independent on the size of the delay (induced by the fault). Experimental results show the effectiveness of the proposed approach in terms of absolute number of suspects.
No file

Dates and versions

lirmm-00406968 , version 1 (23-07-2009)

Identifiers

  • HAL Id : lirmm-00406968 , version 1

Cite

Youssef Benabboud, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, et al.. Delay Fault Diagnosis in Sequential Circuits. ATS: Asian Test Symposium, Nov 2009, Taichung, Taiwan. pp.355-360. ⟨lirmm-00406968⟩
191 View
0 Download

Share

Gmail Facebook Twitter LinkedIn More