On-Chip Timing Slack Monitoring - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2009

On-Chip Timing Slack Monitoring

Abstract

PVT monitors are mandatory to use tunable knobs designed to compensate the variability effects. This paper de-scribes a new on-chip monitoring system, allowing failure antici-pation in real-time, in looking at the timing slack of a pre-defined set of observable flip-flops. This system is made of special struc-tures situated near the flip-flops, coupled with a specific detection window generator, embedded within the clock-tree. Validation and performances simulated in a 45 nm technology demonstrate a scalable, low power and low area fine-grain system, easily in-sertable in a standard CAD flow.
No file

Dates and versions

lirmm-00429350 , version 1 (02-11-2009)

Identifiers

Cite

Bettina Rebaud, Marc Belleville, Edith Beigné, Michel Robert, Philippe Maurine, et al.. On-Chip Timing Slack Monitoring. VLSI-SoC: Very Large Scale Integration - System-on-Chip, Oct 2009, Florianopolis, Brazil. pp.89-94, ⟨10.1109/VLSISOC.2009.6041336⟩. ⟨lirmm-00429350⟩
112 View
0 Download

Altmetric

Share

Gmail Facebook X LinkedIn More