Interpreting SSTA Results with Correlation

Abstract : Statistical Static Timing Analysis (SSTA) is becoming necessary; but has not been widely adopted. One of those arguments against the use is that results of SSTA are difficult to make use of for circuit design. In this paper, by introducing conditional moments, we propose a path-based statistical timing approach, which permits us to consider gate topology and switching process in-duced correlations. With the help of this gate-to-gate delay correlation, differ-ences between results of SSTA and those of Worst-case Timing Analysis (WTA) are interpreted. Numerical results demonstrate that path delay means and standard deviations estimated by the proposed approach have absolute val-ues of relative errors respectively less than 5% and 10%.
Type de document :
Communication dans un congrès
Springer. PATMOS'09: 19th International Workshop on Power and Timing Modeling Optimization and Simulation, Sep 2009, Delft, Netherlands. pp.16-25, 2009
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00433505
Contributeur : Nadine Azemard <>
Soumis le : jeudi 19 novembre 2009 - 15:37:03
Dernière modification le : lundi 23 juillet 2018 - 14:20:01

Identifiants

  • HAL Id : lirmm-00433505, version 1

Collections

Citation

Zeqin Wu, Philippe Maurine, Nadine Azemard, Gille Ducharme. Interpreting SSTA Results with Correlation. Springer. PATMOS'09: 19th International Workshop on Power and Timing Modeling Optimization and Simulation, Sep 2009, Delft, Netherlands. pp.16-25, 2009. 〈lirmm-00433505〉

Partager

Métriques

Consultations de la notice

89