Skip to Main content Skip to Navigation
Conference papers

Interpreting SSTA Results with Correlation

Abstract : Statistical Static Timing Analysis (SSTA) is becoming necessary; but has not been widely adopted. One of those arguments against the use is that results of SSTA are difficult to make use of for circuit design. In this paper, by introducing conditional moments, we propose a path-based statistical timing approach, which permits us to consider gate topology and switching process in-duced correlations. With the help of this gate-to-gate delay correlation, differ-ences between results of SSTA and those of Worst-case Timing Analysis (WTA) are interpreted. Numerical results demonstrate that path delay means and standard deviations estimated by the proposed approach have absolute val-ues of relative errors respectively less than 5% and 10%.
Complete list of metadatas

Cited literature [7 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00433505
Contributor : Nadine Azemard <>
Submitted on : Thursday, September 12, 2019 - 9:42:38 PM
Last modification on : Wednesday, January 29, 2020 - 11:16:03 AM
Long-term archiving on: : Saturday, February 8, 2020 - 3:13:28 AM

File

ark__67375_HCB-RHZL0R88-P.pdf
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Zeqin Wu, Philippe Maurine, Nadine Azemard, Gilles R. Ducharme. Interpreting SSTA Results with Correlation. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2009, Delft, Netherlands. pp.16-25, ⟨10.1007/978-3-642-11802-9_6⟩. ⟨lirmm-00433505⟩

Share

Metrics

Record views

164

Files downloads

101