Interpreting SSTA Results with Correlation - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2009

Interpreting SSTA Results with Correlation


Statistical Static Timing Analysis (SSTA) is becoming necessary; but has not been widely adopted. One of those arguments against the use is that results of SSTA are difficult to make use of for circuit design. In this paper, by introducing conditional moments, we propose a path-based statistical timing approach, which permits us to consider gate topology and switching process in-duced correlations. With the help of this gate-to-gate delay correlation, differ-ences between results of SSTA and those of Worst-case Timing Analysis (WTA) are interpreted. Numerical results demonstrate that path delay means and standard deviations estimated by the proposed approach have absolute val-ues of relative errors respectively less than 5% and 10%.
Fichier principal
Vignette du fichier
ark__67375_HCB-RHZL0R88-P.pdf (529.61 Ko) Télécharger le fichier
Origin : Publisher files allowed on an open archive

Dates and versions

lirmm-00433505 , version 1 (12-09-2019)



Zeqin Wu, Philippe Maurine, Nadine Azemard, Gilles R. Ducharme. Interpreting SSTA Results with Correlation. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2009, Delft, Netherlands. pp.16-25, ⟨10.1007/978-3-642-11802-9_6⟩. ⟨lirmm-00433505⟩
73 View
115 Download



Gmail Facebook X LinkedIn More