SoC Yield Improvement for Future Nanoscale Technologies
Résumé
Manufacturing processes in the nanoscale era are less and less reliable thus leading to lower and lower yield. In this paper we investigate the usage of TMR (Triple Modular Redundancy), a fault tolerant architecture, for logic cores to increase their manufacturing yield and thus raise the overall SoC yield.