Fast Digital Post-Processing Technique for INL Correction of ADC: Validation on a 12-bit Folding-and-Interpolating Analog-to-Digital Converter

Abstract : The semiconductor industry tends to constantly increase the performances of developed systems with an ever-shorter time-to-market. In this context, the conventional strategy for mixed-signal component design, which is based only on analog design effort, will no longer be suitable. In this paper, a digital correction technique is presented for Analog-to-Digital Converters (ADC). The idea is to use a Look-Up-Table (LUT) for the online correction of Integral Non-Linearity (INL). The main challenge for this kind of technique is the cost in time and resources to estimate the actual INL of the ADC needed to load the LUT. In this paper we propose to extract INL with a very rapid procedure based on spectral analysis. We validate our technique on a 12-bit Folding-and-Interpolating ADC and we demonstrate that the correction is efficient for a large range of application fields.
Type de document :
Article dans une revue
IEEE Transactions on Instrumentation and Measurement, Institute of Electrical and Electronics Engineers, 2011, 60, pp.768-775
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00506494
Contributeur : Serge Bernard <>
Soumis le : mercredi 28 juillet 2010 - 00:59:39
Dernière modification le : jeudi 11 janvier 2018 - 06:27:19

Identifiants

  • HAL Id : lirmm-00506494, version 1

Citation

Vincent Kerzérho, Vincent Fresnaud, Dominique Dallet, Serge Bernard, Lilian Bossuet. Fast Digital Post-Processing Technique for INL Correction of ADC: Validation on a 12-bit Folding-and-Interpolating Analog-to-Digital Converter. IEEE Transactions on Instrumentation and Measurement, Institute of Electrical and Electronics Engineers, 2011, 60, pp.768-775. 〈lirmm-00506494〉

Partager

Métriques

Consultations de la notice

388