Fast Digital Post-Processing Technique for INL Correction of ADC: Validation on a 12-bit Folding-and-Interpolating Analog-to-Digital Converter - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Journal Articles IEEE Transactions on Instrumentation and Measurement Year : 2011

Fast Digital Post-Processing Technique for INL Correction of ADC: Validation on a 12-bit Folding-and-Interpolating Analog-to-Digital Converter

Abstract

The semiconductor industry tends to constantly increase the performances of developed systems with an ever-shorter time-to-market. In this context, the conventional strategy for mixed-signal component design, which is based only on analog design effort, will no longer be suitable. In this paper, a digital correction technique is presented for Analog-to-Digital Converters (ADC). The idea is to use a Look-Up-Table (LUT) for the online correction of Integral Non-Linearity (INL). The main challenge for this kind of technique is the cost in time and resources to estimate the actual INL of the ADC needed to load the LUT. In this paper we propose to extract INL with a very rapid procedure based on spectral analysis. We validate our technique on a 12-bit Folding-and-Interpolating ADC and we demonstrate that the correction is efficient for a large range of application fields.
No file

Dates and versions

lirmm-00506494 , version 1 (28-07-2010)

Identifiers

Cite

Vincent Kerzérho, Vincent Fresnaud, Dominique Dallet, Serge Bernard, Lilian Bossuet. Fast Digital Post-Processing Technique for INL Correction of ADC: Validation on a 12-bit Folding-and-Interpolating Analog-to-Digital Converter. IEEE Transactions on Instrumentation and Measurement, 2011, 60, pp.768-775. ⟨10.1109/TIM.2010.2060222⟩. ⟨lirmm-00506494⟩
353 View
0 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More