Timing Slack Monitoring under Process and Environmental Variations: Application to a DSP Performance Optimization

Abstract : To compensate the variability effects in advanced technologies, Process, Voltage, Temperature (PVT) monitors are mandatory to use Adaptive Voltage Scaling (AVS) or Adaptive Body Biasing (ABB) techniques. This paper describes a new monitoring system, allowing failure anticipation in real-time, looking at the timing slack of a pre-defined set of observable flip-flops. This system is made of dedicated sensor structures located near monitored flip-flop, coupled with a specific timing detection window generator, embedded within the clock-tree. Validation and performances simulated in a 45 nm low power technology, demonstrate a scalable, low power and low area system, and its compatibility with a standard CAD flow. Gains between an AVFS scheme based on those structures and a standard DVFS are given for a 32 bits VLIW DSP. Keywords: Variability; Monitor; Timing slack; Process compensation
Type de document :
Article dans une revue
Microelectronics Journal, Elsevier, 2011, 42 (5), pp.718-732
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00607877
Contributeur : Philippe Maurine <>
Soumis le : lundi 22 août 2011 - 14:06:07
Dernière modification le : mercredi 14 février 2018 - 14:06:09

Identifiants

  • HAL Id : lirmm-00607877, version 1

Collections

Citation

Philippe Maurine, Bettina Rebaud, Marc Belleville, Edith Beigné, Christian Bernard, et al.. Timing Slack Monitoring under Process and Environmental Variations: Application to a DSP Performance Optimization. Microelectronics Journal, Elsevier, 2011, 42 (5), pp.718-732. 〈lirmm-00607877〉

Partager

Métriques

Consultations de la notice

150