Ultra Compact Non-Volatile Flip-Flop for Low-Power Digital Circuits Based on Hybrid CMOS/Magnetic Technology

Abstract : Complex systems are mainly integrated in CMOS technology, facing issues in advanced process nodes, in particular for power consumption and heat dissipation. Magnetic devices such as Magnetic Tunnel Junction (MTJ) have specific features: non-volatility, high cyclability (over 1016) and immunity to radiations. Combined with CMOS devices they offer specific and new features to designs. Indeed, the emerging hybrid CMOS/Magnetic process allows integrating magnetic devices within digital circuits, modifying the current architectures, in order to contribute to solve the CMOS process issues. We present a high performance innovative non-volatile latch integrated into a flip-flop which can operate at high speed. It can be used to design non-volatile logic circuits with ultra low-power consumption and new functionalities such as instant startup. This new flip-flop is integrated as a standard cell in a full Magnetic Process Design Kit (MPDK) allowing full custom and digital design of hybrid CMOS/Magnetic circuits using standard design tools.
Complete list of metadatas

Cited literature [8 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00616949
Contributor : Lionel Torres <>
Submitted on : Saturday, September 14, 2019 - 6:58:04 PM
Last modification on : Saturday, September 14, 2019 - 6:59:28 PM

File

ark__67375_HCB-NFMSFVGT-Z.pdf
Publisher files allowed on an open archive

Identifiers

Citation

Gregory Di Pendina, Guillaune Prenat, Khouldoun Torki, Yoann Guillemenet, Lionel Torres. Ultra Compact Non-Volatile Flip-Flop for Low-Power Digital Circuits Based on Hybrid CMOS/Magnetic Technology. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2011, Madrid, Spain. pp.83-91, ⟨10.1007/978-3-642-24154-3_9⟩. ⟨lirmm-00616949⟩

Share

Metrics

Record views

323

Files downloads

17