Power Supply Noise and Ground Bounce Aware Pattern Generation for Delay Testing - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2011

Power Supply Noise and Ground Bounce Aware Pattern Generation for Delay Testing

Abstract

Power supply noise and ground bounce can significantly impact the circuit's performance. Existing delay testing techniques do not capture the impact of combined and uncorrelated power supply noise and ground bounce for critical path delay analysis. They capture the worst case power supply noise in order to obtain the worst case path delay. We show that such assumption is not necessarily sufficient and combined effects of both power and ground noise should be considered for path delay analysis. First, we propose accurate close-form mathematical models for capturing the path delay variations in the presence of power supply noise and ground bounce. We utilize these models as the fitness function for pattern generation technique which is a simulated annealing based iterative process. In our experiments, we show that path delay variation can be significant if test patterns are not properly selected.
No file

Dates and versions

lirmm-00647815 , version 1 (02-12-2011)

Identifiers

Cite

Aida Todri-Sanial, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, et al.. Power Supply Noise and Ground Bounce Aware Pattern Generation for Delay Testing. NEWCAS: International New Circuits and Systems Conference, Jun 2011, Bordeaux, France. pp.73-76, ⟨10.1109/NEWCAS.2011.5981222⟩. ⟨lirmm-00647815⟩
71 View
0 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More