On-Chip Comparison for Testing Secure ICs

Jean Da Rolt 1 Giorgio Di Natale 1 Marie-Lise Flottes 1 Bruno Rouzeyre 1
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Hardware implement ations of secure applications, e.g. cryptographic algorithms, are subject to various attacks. In particular, it has been demonstrated that scan chains introduced by Design for Testability open a backdoor to potential attacks. In this paper we propose a scan protection scheme that provides testing facilities both at production time and during the circuit's lifetime . The underlying principle is to scan-in both input vectors and expected responses, and to perform the comparison between expected and actual responses within the circuit. Compared to regular scan test, this technique has no impact on test quality and no impact on diagnostic of modeled faults . It entails a negligible area overhead and it avoids the use of an authentication test mechanism
Type de document :
Communication dans un congrès
DCIS'2012: Conference on Design of Circuits and Integrated Systems, Nov 2012, Avignon, France. pp.112-117, 2012
Liste complète des métadonnées

Littérature citée [18 références]  Voir  Masquer  Télécharger

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00795205
Contributeur : Marie-Lise Flottes <>
Soumis le : mercredi 27 février 2013 - 15:40:18
Dernière modification le : jeudi 11 janvier 2018 - 02:08:13
Document(s) archivé(s) le : mardi 28 mai 2013 - 06:40:07

Fichier

DCIS_2012_DaRolt_HAL.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : lirmm-00795205, version 1

Collections

Citation

Jean Da Rolt, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre. On-Chip Comparison for Testing Secure ICs. DCIS'2012: Conference on Design of Circuits and Integrated Systems, Nov 2012, Avignon, France. pp.112-117, 2012. 〈lirmm-00795205〉

Partager

Métriques

Consultations de la notice

142

Téléchargements de fichiers

411