Failure Analysis and Test Solutions for Low-Power SRAMs - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2011

Failure Analysis and Test Solutions for Low-Power SRAMs

Abstract

Low-power SRAMs embed power gating facilities for reducing power consumption. Power gating is applied using power switches for controlling the supply voltage applied to the memory cells i.e. one or more memory blocks can be disconnected from the power supply during a long time of inactivity, thus reducing the power consumption. In this paper, we provide a detailed analysis on the impact that defective power switches impose on the behavior of SRAM core-cells. Furthermore, we propose efficient test solutions to detect such faulty behaviors.

Domains

Electronics
No file

Dates and versions

lirmm-00805123 , version 1 (27-03-2013)

Identifiers

Cite

Leonardo B. Zordan, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, et al.. Failure Analysis and Test Solutions for Low-Power SRAMs. ATS: Asian Test Symposium, Nov 2011, New Delhi, India. pp.459-460, ⟨10.1109/ATS.2011.97⟩. ⟨lirmm-00805123⟩
160 View
0 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More