Skip to Main content Skip to Navigation
Conference papers

Failure Analysis and Test Solutions for Low-Power SRAMs

Abstract : Low-power SRAMs embed power gating facilities for reducing power consumption. Power gating is applied using power switches for controlling the supply voltage applied to the memory cells i.e. one or more memory blocks can be disconnected from the power supply during a long time of inactivity, thus reducing the power consumption. In this paper, we provide a detailed analysis on the impact that defective power switches impose on the behavior of SRAM core-cells. Furthermore, we propose efficient test solutions to detect such faulty behaviors.
Document type :
Conference papers
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00805123
Contributor : Luigi Dilillo <>
Submitted on : Wednesday, March 27, 2013 - 10:29:10 AM
Last modification on : Wednesday, December 11, 2019 - 1:32:02 AM

Identifiers

Collections

Citation

Leonardo B. Zordan, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, et al.. Failure Analysis and Test Solutions for Low-Power SRAMs. ATS: Asian Test Symposium, Nov 2011, New Delhi, India. pp.459-460, ⟨10.1109/ATS.2011.97⟩. ⟨lirmm-00805123⟩

Share

Metrics

Record views

244