Defect Analysis in Power Mode Control Logic of Low-Power SRAMs - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2012

Defect Analysis in Power Mode Control Logic of Low-Power SRAMs

Abstract

Summary form only given. Low-power SRAMs embed power gating mechanisms for reducing static power consumption. Power gating is applied in SRAMs using power switches for controlling the supply voltage applied to the various memory blocks (array, decoders, I/O logic, etc.). This paper provides a detailed analysis based on electrical simulations to describe the impacts of resistive-open defects on the power mode control logic, which generates control signals of power switches.
No file

Dates and versions

lirmm-00805374 , version 1 (27-03-2013)

Identifiers

Cite

Leonardo B. Zordan, Alberto Bosio, Luigi Dilillo, Patrick Girard, Aida Todri-Sanial, et al.. Defect Analysis in Power Mode Control Logic of Low-Power SRAMs. ETS: European Test Symposium, May 2012, Annecy, France. ⟨10.1109/ETS.2012.6233033⟩. ⟨lirmm-00805374⟩
373 View
0 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More