Skip to Main content Skip to Navigation
Conference papers

Peak Power Estimation: A Case Study on CPU Cores

Abstract : High peak power consumption during test may lead to yield loss. On the other hand, reducing too much test power may lead to test escape. In order to overcome this problem, test power has to mimic the power consumed during functional mode, being as high as possible but not crossing the frontier of over-consumption. Measuring power consumption is a very time consuming activity, therefore many works in the literature focused on the indirect ways to provide power consumption estimation in a fast manner. In this paper we concentrate on a similar issue, concentrating our effort on devising a fast method for the identification and estimation of the peak power produced by test patterns. In particular we provide a detailed discussion on case studies related to peak power estimation of CPU cores when executing functional patterns, the proposed method uses the gate-level description of the CPU to identify a subset of time points over the entire test pattern that are showing the most significant peak power values. The proposed methodology has been validated on two case studies synthesized in a 65nm industrial technology.
Document type :
Conference papers
Complete list of metadatas
Contributor : Luigi Dilillo <>
Submitted on : Wednesday, March 27, 2013 - 6:21:08 PM
Last modification on : Friday, November 27, 2020 - 6:04:03 PM




Paolo Bernardi, Mauricio de Carvalho, Ernesto Sanchez, Matteo Sonza Reorda, Alberto Bosio, et al.. Peak Power Estimation: A Case Study on CPU Cores. IEEE Asian Test Symposium, Nov 2012, Niigata, Japan. pp.167-172, ⟨10.1109/ATS.2012.58⟩. ⟨lirmm-00805389⟩



Record views