Abstract : The histogram-based technique is commonly used for testing of Analog-to-Digital Converters (ADC). One of the parameters measured thanks to this technique is the Integral Non Linearity (INL). INL is also used as an initial data related to the ADC performances for the computation of a correction table in case of a LUT-based correction technique. In this context of embedded INL measurement and embedded computation of the table for LUT-based correction of ADC, we propose a new implementation establishing what we consider the best trade-off between silicon area overhead and computing time. We compare our solution with the state of the art: (a) with VHDL-level simulation we compare time performance, and (b) with FPGA placer we estimate the final surface head-out.
https://hal-lirmm.ccsd.cnrs.fr/lirmm-00875985
Contributeur : Vincent Kerzérho
<>
Soumis le : vendredi 8 novembre 2013 - 09:31:23
Dernière modification le : jeudi 28 juin 2018 - 18:44:06
Document(s) archivé(s) le : dimanche 9 février 2014 - 02:55:18
