Skip to Main content Skip to Navigation
Conference papers

3D Design For Test Architectures Based on IEEE P1687

Abstract : 3D stacked integrated circuits based on Through Silicon Vias (TSV) are promising with their high performances and small form factor. However, these circuits present many test issues. In this paper we propose a novel 3D Design for Test (DFT) architecture based on IEEE P1687. The proposed test architecture enables test at all 3D fabrication levels: pre, mid, and post-bond levels. We discuss 3 DFT architecture proposals and we show one practical implementation using a commercial EDA tool.
Complete list of metadata
Contributor : Marie-Lise Flottes <>
Submitted on : Thursday, December 17, 2020 - 10:44:47 AM
Last modification on : Thursday, December 17, 2020 - 2:05:18 PM
Long-term archiving on: : Thursday, March 18, 2021 - 6:45:54 PM


Files produced by the author(s)


  • HAL Id : lirmm-00989717, version 1



Yassine Fkih, Pascal Vivet, Bruno Rouzeyre, Marie-Lise Flottes, Giorgio Di Natale, et al.. 3D Design For Test Architectures Based on IEEE P1687. 4th IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (3D-TEST), Sep 2013, Anaheim, CA, United States. ⟨lirmm-00989717⟩



Record views


Files downloads