Skip to Main content Skip to Navigation
Conference papers

3D Design For Test Architectures Based on IEEE P1687

Abstract : 3D stacked integrated circuits based on Through Silicon Vias (TSV) are promising with their high performances and small form factor. However, these circuits present many test issues. In this paper we propose a novel 3D Design for Test (DFT) architecture based on IEEE P1687. The proposed test architecture enables test at all 3D fabrication levels: pre, mid, and post-bond levels. We discuss 3 DFT architecture proposals and we show one practical implementation using a commercial EDA tool.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00989717
Contributor : Marie-Lise Flottes <>
Submitted on : Monday, May 12, 2014 - 12:10:54 PM
Last modification on : Tuesday, September 1, 2020 - 11:32:04 AM

Identifiers

  • HAL Id : lirmm-00989717, version 1

Collections

Citation

Yassine Fkih, Pascal Vivet, Bruno Rouzeyre, Marie-Lise Flottes, Giorgio Di Natale, et al.. 3D Design For Test Architectures Based on IEEE P1687. 3D-Test: Testing Three-Dimensional Stacked Integrated Circuits, Sep 2013, Anaheim, CA, United States. ⟨lirmm-00989717⟩

Share

Metrics

Record views

417