On the Test and Mitigation of Malfunctions in Low-Power SRAMs

Abstract : In low-power SRAMs, power gating mechanisms are commonly used to reduce static power consumption. When the SRAM is not accessed for a long period, such mechanisms allow shutting off one or more memory blocks (core-cell array, address decoder, I/O logic, etc.), thus reducing leakage currents. In order to guarantee static power reduction in low-power SRAMs, reliable operation of power gating mechanisms must be ensured by adequate test techniques. In this paper, we first present a detailed analysis based on electrical simulations to identify faulty behaviors caused by realistic defects that may affect power gating mechanisms embedded in low-power SRAMs. Based on this analysis, we present an efficient test solution targeting detection of observed faulty behaviors. As a final contribution, we propose novel techniques to mitigate the impact of studied defects, once detected by test methods, therefore providing significant yield improvement.
Document type :
Journal articles
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01238443
Contributor : Luigi Dilillo <>
Submitted on : Friday, December 4, 2015 - 9:43:17 PM
Last modification on : Wednesday, September 4, 2019 - 1:40:02 PM

Identifiers

Collections

Citation

Leonardo B. Zordan, Alberto Bosio, Luigi Dilillo, Patrick Girard, Arnaud Virazel, et al.. On the Test and Mitigation of Malfunctions in Low-Power SRAMs. Journal of Electronic Testing, Springer Verlag, 2014, 30 (5), pp.611-627. ⟨10.1007/s10836-014-5479-z⟩. ⟨lirmm-01238443⟩

Share

Metrics

Record views

138