A New Hybrid Fault-Tolerant Architecture for Digital CMOS Circuits and Systems

Abstract : This paper presents a new hybrid fault-tolerant architecture for robustness improvement of digital CMOS circuits and systems. It targets all kinds of errors in combinational part of logic circuits and thus, can be combined with advanced SEU protection techniques for sequential elements while reducing the power consumption. The proposed architecture combines different types of redundancies: information redundancy for error detection, temporal redundancy for soft error correction and hardware redundancy for hard error correction. Moreover, it uses a pseudo-dynamic comparator for SET and timing errors detection. Besides, the proposed method also aims to reduce power consumption of fault-tolerant architectures while keeping a comparable area overhead compared to existing solutions. Results on the largest ISCAS'85 and ITC'99 benchmark circuits show that our approach has an area cost of about 3 % to 6 % with a power consumption saving of about 33 % compared to TMR architectures.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01272958
Contributor : <>
Submitted on : Tuesday, May 17, 2016 - 3:14:59 PM
Last modification on : Friday, March 22, 2019 - 3:12:02 PM

Links full text

Identifiers

Collections

Citation

Ahn Duc Tran, Alberto Bosio, Luigi Dilillo, Patrick Girard, Arnaud Virazel, et al.. A New Hybrid Fault-Tolerant Architecture for Digital CMOS Circuits and Systems. Journal of Electronic Testing, Springer Verlag, 2014, 30 (4), pp.401-413. ⟨10.1007/s10836-014-5459-3⟩. ⟨lirmm-01272958⟩

Share

Metrics

Record views

357