Energy Study for 28 nm Fully Depleted Silicon-On-Insulator Devices - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Accéder directement au contenu
Article Dans Une Revue Journal of Low Power Electronics Année : 2016

Energy Study for 28 nm Fully Depleted Silicon-On-Insulator Devices

Rida Kheirallah
  • Fonction : Auteur
  • PersonId : 967861
Gilles R. Ducharme
  • Fonction : Auteur
  • PersonId : 978131
Nadine Azemard

Résumé

In this paper, we propose to study the impact of 28nm FDSOI technology on energy study. In fact, due to the effects of the Moore’s law, the process variations in current technologies are increasing and have a major impact on power and performance which results in parametric yield loss. Due to this, process variability and the difficulty of modeling accurately transistor behavior impede the dimensions scaling benefits. The Fully Depleted Silicon-On-Insulator (FDSOI) technology is one of the main contenders for deep submicron devices as they can operate at low voltage with superior energy efficiency compared with bulk CMOS. In this paper, we study the static energy on 28nm FDSOI devices to implement sub-threshold circuits. Study of delay vs. static power trade-off reveals the FDSOI robustness with respect to process variations.
Fichier non déposé

Dates et versions

lirmm-01295833 , version 1 (31-03-2016)

Identifiants

Citer

Rida Kheirallah, Gilles R. Ducharme, Nadine Azemard. Energy Study for 28 nm Fully Depleted Silicon-On-Insulator Devices. Journal of Low Power Electronics, 2016, 12 (1), pp.58-63. ⟨10.1166/jolpe.2016.1420⟩. ⟨lirmm-01295833⟩
202 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More