Embedded Memory Hierarchy Exploration Based on Magnetic Random Access Memory - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Journal Articles Journal of Low Power Electronics and Applications Year : 2014

Embedded Memory Hierarchy Exploration Based on Magnetic Random Access Memory

Abstract

Static random access memory (SRAM) is the most commonly employed semiconductor in the design of on-chip processor memory. However, it is unlikely that the SRAM technology will have a cell size that will continue to scale below 45 nm, due to the leakage current that is caused by the quantum tunneling effect. Magnetic random access memory (MRAM) is a candidate technology to replace SRAM, assuming appropriate dimensioning given an operating threshold voltage. The write current of spin transfer torque (STT)-MRAM is a known limitation; however, this has been recently mitigated by leveraging perpendicular magnetic tunneling junctions. In this article, we present a comprehensive comparison of spin transfer torque-MRAM (STT-MRAM) and SRAM cache set banks. The non-volatility of STT-MRAM allows the definition of new instant on/off policies and leakage current optimizations. Through our experiments, we demonstrate that STT-MRAM is a candidate for the memory hierarchy of embedded systems, due to the higher densities and reduced leakage of MRAM.We demonstrate that adopting STT-MRAM in L1 and L2 caches mitigates the impact of higher write latencies and increased current draw due to the use of MRAM. With the correct system-on-chip (SoC) design, we believe that STT-MRAM is a viable alternative to SRAM, which minimizes leakage current and the total power consumed by the SoC.
Fichier principal
Vignette du fichier
jlpea-04-00214.pdf (2.89 Mo) Télécharger le fichier
Origin : Publisher files allowed on an open archive
Loading...

Dates and versions

lirmm-01306304 , version 1 (21-12-2016)

Identifiers

Cite

Luís Vitório Cargnini, Lionel Torres, Raphael Martins Brum, Sophiane Senni, Gilles Sassatelli. Embedded Memory Hierarchy Exploration Based on Magnetic Random Access Memory. Journal of Low Power Electronics and Applications, 2014, 4 (3), pp.214-230. ⟨10.3390/jlpea4030214⟩. ⟨lirmm-01306304⟩
185 View
278 Download

Altmetric

Share

Gmail Facebook X LinkedIn More