Embedded Memory Hierarchy Exploration Based on Magnetic Random Access Memory

Abstract : Static random access memory (SRAM) is the most commonly employed semiconductor in the design of on-chip processor memory. However, it is unlikely that the SRAM technology will have a cell size that will continue to scale below 45 nm, due to the leakage current that is caused by the quantum tunneling effect. Magnetic random access memory (MRAM) is a candidate technology to replace SRAM, assuming appropriate dimensioning given an operating threshold voltage. The write current of spin transfer torque (STT)-MRAM is a known limitation; however, this has been recently mitigated by leveraging perpendicular magnetic tunneling junctions. In this article, we present a comprehensive comparison of spin transfer torque-MRAM (STT-MRAM) and SRAM cache set banks. The non-volatility of STT-MRAM allows the definition of new instant on/off policies and leakage current optimizations. Through our experiments, we demonstrate that STT-MRAM is a candidate for the memory hierarchy of embedded systems, due to the higher densities and reduced leakage of MRAM.We demonstrate that adopting STT-MRAM in L1 and L2 caches mitigates the impact of higher write latencies and increased current draw due to the use of MRAM. With the correct system-on-chip (SoC) design, we believe that STT-MRAM is a viable alternative to SRAM, which minimizes leakage current and the total power consumed by the SoC.
Type de document :
Article dans une revue
Journal of Low Power Electronics and Applications, MDPI AG, Basel, Switzerland, 2014, 4 (3), pp.214-230. 〈10.3390/jlpea4030214〉
Liste complète des métadonnées

Littérature citée [19 références]  Voir  Masquer  Télécharger

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01306304
Contributeur : Caroline Lebrun <>
Soumis le : mercredi 21 décembre 2016 - 18:48:11
Dernière modification le : jeudi 28 juin 2018 - 15:12:00
Document(s) archivé(s) le : mardi 21 mars 2017 - 01:11:13

Fichier

jlpea-04-00214.pdf
Fichiers éditeurs autorisés sur une archive ouverte

Identifiants

Collections

Citation

Luís Vitório Cargnini, Lionel Torres, Raphael M. Brum, Sophiane Senni, Gilles Sassatelli. Embedded Memory Hierarchy Exploration Based on Magnetic Random Access Memory. Journal of Low Power Electronics and Applications, MDPI AG, Basel, Switzerland, 2014, 4 (3), pp.214-230. 〈10.3390/jlpea4030214〉. 〈lirmm-01306304〉

Partager

Métriques

Consultations de la notice

215

Téléchargements de fichiers

159