Embedded memory hierarchy exploration based on magnetic RAM

Abstract : SRAM, DRAM and FLASH are the three main employed technologies in design of on-chip processor memories. However, manufacturing constraints for this technologies in the most advanced nodes compromises further evolution. MRAM (Magnetic memory) presents itself as an attractive alternative for these technologies, as it has reasonable timing and power characteristics. Last results in the state of the art demonstrate that MRAM access time is can be less than 5ns and read/write energy per bit in same order of magnitude as SRAM, also it can evolve with the manufacturing process. One important feature of MRAM is the non-volatility, allowing to define new instant on/off policies and mainly optimizing leakage current. In this paper we demonstrate how MRAM can be used into memory hierarchy of embedded systems. The main objective is to demonstrate the interest to use MRAM for Level-1 & 2 cache and to better understand the architectural choice in order to minimize the impact of the higher write latency of MRAMs.
Document type :
Conference papers
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01419132
Contributor : Gilles Sassatelli <>
Submitted on : Sunday, December 18, 2016 - 8:46:31 PM
Last modification on : Thursday, June 28, 2018 - 3:11:59 PM
Long-term archiving on : Tuesday, March 21, 2017 - 12:01:32 AM

File

jlpea-04-00214.pdf
Publisher files allowed on an open archive

Identifiers

Collections

Citation

Luís Vitório Cargnini, Lionel Torres, Raphael Martins Brum, Sophiane Senni, Gilles Sassatelli. Embedded memory hierarchy exploration based on magnetic RAM. FTFC: Faible Tension Faible Consommation, Jun 2013, Paris, France. ⟨10.1109/FTFC.2013.6577780⟩. ⟨lirmm-01419132⟩

Share

Metrics

Record views

244

Files downloads

289