A Study of 3-D Power Delivery Networks With Multiple Clock Domains

Aida Todri-Sanial 1 Yuanqing Cheng 2
1 SysMIC - Conception et Test de Systèmes MICroélectroniques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Ongoing advancements in 3-D manufacturing are enabling 3-D ICs to contain several processing cores, hardware accelerators, and dedicated peripherals. Most of these functional units operate with independent clock frequencies for power management reasons or simply for being hard intellectual properties. Thus, as diverse and heterogeneous circuits can be implemented on a 3-D IC, it also leads to the use of multiple clock domains. While these domains allow many functional units to run in parallel to exploit 3-D potentials, they also introduce power delivery challenges. This paper proposes an efficient analysis for assessing the worst case power supply noise on 3-D power delivery networks (PDNs) with multiple clock domains. This paper discusses power and thermal integrity issues that arise from multiple clock domains that share the same 3-D global PDN. We first examine power supply noise distribution on each tier and investigate scenarios that lead to worst case noise. Thermal analyses are also performed and heat distribution among clock domains and tiers is examined. In addition, the impact of clock domain structure and frequency on the overall power supply noise and temperature distribution has been quantified. Experiments show that the multiclock domains can induce excessive noise and the through-silicon-vias can contribute to power supply noise and heat transfer among tiers. This paper presents a summary of guidelines for modeling, analyzing, and exploring a design of reliable 3-D PDNs with multiple clock domains.
Complete list of metadatas

Cited literature [49 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01446137
Contributor : Caroline Lebrun <>
Submitted on : Wednesday, January 25, 2017 - 4:15:42 PM
Last modification on : Tuesday, September 25, 2018 - 2:30:02 PM
Long-term archiving on : Wednesday, April 26, 2017 - 3:28:49 PM

File

TVLSI216.pdf
Publisher files allowed on an open archive

Identifiers

Citation

Aida Todri-Sanial, Yuanqing Cheng. A Study of 3-D Power Delivery Networks With Multiple Clock Domains. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE, 2016, 24 (11), pp.3218-3231. ⟨10.1109/TVLSI.2016.2549275⟩. ⟨lirmm-01446137⟩

Share

Metrics

Record views

215

Files downloads

102