Scalable and Power-Efficient Implementation of an Asynchronous Router with Buffer Sharing

Charles Effiong 1 Gilles Sassatelli 1 Abdoulaye Gamatié 1
1 ADAC - ADAptive Computing
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Network-on-Chip provides scalable communication in Systems-on-Chip with many Intellectual Property cores. Studies have shown that unutilized router buffers lead to significant network performance degradation. This work presents Roundabout, a new asynchronous router architecture with inherent and effective buffer utilization. Inspired by real-life multi-lane roundabouts, it consists of lanes shared by input and output ports. A prototype of Roundabout is evaluated using 45nm CMOS technology. The router is able to achieve a throughput of 465 Mflit/sec. It achieves a network saturation threshold of 129 Gbps on a 4x4 Mesh topology network. Roundabout performance, area and power results are competitive with existing synchronous and asynchronous solutions. It provides good topological tradeoffs for significantly improving network performance without corresponding area overhead.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01622885
Contributor : Charles Effiong <>
Submitted on : Tuesday, October 24, 2017 - 5:34:02 PM
Last modification on : Monday, May 13, 2019 - 11:25:17 AM

Identifiers

Collections

Citation

Charles Effiong, Gilles Sassatelli, Abdoulaye Gamatié. Scalable and Power-Efficient Implementation of an Asynchronous Router with Buffer Sharing. DSD: Digital System Design, Aug 2017, Vienna, Australia. pp.171-178, ⟨10.1109/DSD.2017.55⟩. ⟨lirmm-01622885⟩

Share

Metrics

Record views

347