A Low-Cost Reliability vs. Cost Trade-Off Methodology to Selectively Harden Logic Circuits - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Accéder directement au contenu
Article Dans Une Revue Journal of Electronic Testing: : Theory and Applications Année : 2017

A Low-Cost Reliability vs. Cost Trade-Off Methodology to Selectively Harden Logic Circuits

Résumé

Selecting the ideal trade-off between reliability and cost associated with a fault tolerant architecture generally involves an extensive design space exploration. Employing state-of-the-art reliability estimation methods makes this exploration un-scalable with the design complexity. In this paper we introduce a low-cost reliability analysis methodology that helps taking this key decision with less computational effort and orders of magnitude faster. Based on this methodology we also propose a selective hardening technique using a hybrid fault tolerant architecture that allows meeting the soft-error rate constraints within a given design cost-budget and vice versa. Our experimental validation shows that the methodology offers huge gain (1200 ×) in terms of computational effort in comparison with fault injection-based reliability estimation method and produces results within acceptable error limits.
Fichier non déposé

Dates et versions

lirmm-01718568 , version 1 (27-02-2018)

Identifiants

Citer

Arnaud Virazel, Imran Wali, Bastien Deveautour, Alberto Bosio, Patrick Girard, et al.. A Low-Cost Reliability vs. Cost Trade-Off Methodology to Selectively Harden Logic Circuits. Journal of Electronic Testing: : Theory and Applications, 2017, 33 (1), pp.25-36. ⟨10.1007/s10836-017-5640-6⟩. ⟨lirmm-01718568⟩
118 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More