Skip to Main content Skip to Navigation
Conference papers

Meta-implementation of vectorized logarithm function in binary floating-point arithmetic

Hugues de Lassus Saint-Geniès 1 Nicolas Brunie 2 Guillaume Revy 1 
1 DALI - Digits, Architectures et Logiciels Informatiques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier, UPVD - Université de Perpignan Via Domitia
Abstract : Besides scalar instructions, modern micro-architectures also provide support for vector instructions. They enable to treat packed inputs (typically 4 or 8) in a single instruction. The challenge is now to write vector programs to support mathematical functions like sin, cos, exp, log, ··· which efficiently exploit those vector instructions. This article focuses on the design of vectorized implementation of log(x) function, and more particularly on its automation for different formats and micro-architectures. First it rewrites a classic range reduction in a branchless fashion so as to use at best recent micro-architecture features, like rcp (reciprocal) instruction, and to treat all inputs in the same flow. Second it details rigorously how to achieve “faithfully rounded” implementations. Third it shows how to automate this implementation process using the MetaLibm framework, on SSE/AVX and AVX2 supporting micro-architectures. Finally we illustrate that this process enables to achieve high throughput implementations for the binary32 and binary64 formats in a fully automated way.
Document type :
Conference papers
Complete list of metadata

Cited literature [24 references]  Display  Hide  Download
Contributor : Guillaume Revy Connect in order to contact the contributor
Submitted on : Monday, July 16, 2018 - 5:25:01 PM
Last modification on : Friday, August 5, 2022 - 2:56:33 PM
Long-term archiving on: : Wednesday, October 17, 2018 - 3:35:56 PM


Files produced by the author(s)


  • HAL Id : lirmm-01840853, version 1



Hugues de Lassus Saint-Geniès, Nicolas Brunie, Guillaume Revy. Meta-implementation of vectorized logarithm function in binary floating-point arithmetic. ASAP: Application-specific Systems, Architectures and Processors, Jul 2018, Milan, Italy. ⟨lirmm-01840853⟩



Record views


Files downloads