Reliability Analysis and Optimization of Power-Gated ICs

Aida Todri-Sanial 1, 2 Malgorzata Marek-Sadowska 1
2 SmartIES - Smart Integrated Electronic Systems
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : Power gating is an efficient technique for reducing the leakage power of electronic devices by disconnecting the power supply from blocks idle for long periods of time. Disconnecting gated blocks causes changes in the current densities of the grid branches and vias. For some gating configurations, dc current densities may increase in some grid locations to the extent that they violate electromigration (EM) constraints. In this paper, we analyze the EM and infrared (IR) voltage drop effects in gated global power grids. Based on our analyses, we develop a global grid sizing algorithm to satisfy the reliability constraints on grid branches and vias for all feasible gating configurations. Our experimental results indicate that a grid initially sized for all blocks connected to it may be modified to fulfill EM and IR constraints for multiple gating schedules with only a small area increase.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-01880086
Contributor : Aida Todri-Sanial <>
Submitted on : Monday, September 24, 2018 - 2:48:45 PM
Last modification on : Wednesday, December 11, 2019 - 1:32:02 AM

Identifiers

Citation

Aida Todri-Sanial, Malgorzata Marek-Sadowska. Reliability Analysis and Optimization of Power-Gated ICs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE, 2009, 19 (3), pp.457-468. ⟨10.1109/TVLSI.2009.2036267⟩. ⟨lirmm-01880086⟩

Share

Metrics

Record views

35