Evaluation of the temperature influence on SEU vulnerability of DICE and 6T-SRAM cells - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2018

Evaluation of the temperature influence on SEU vulnerability of DICE and 6T-SRAM cells

Abstract

In this paper, we evaluate the temperature influence on the vulnerability to single event upsets (SEU) of 6-transistor static random access memory (6T-SRAM) cells and dual interlocked storage cells (DICE). The critical charge (Qcrit, minimum charge capable of generating an SEU) is evaluated for 65nm, 45nm, 32nm and 22nm bulk CMOS technologies and temperatures between -50°C and 150°C. A double exponential signal is used to model the current pulse generated by ionizing particles. SPICE simulations have shown that Qcrit is sensibly reduced by the rise of temperature. Qcrit variations of up to 88.4% and 99.9% have been calculated for 6T-SRAM and DICE cells, respectively.
Fichier principal
Vignette du fichier
article_Emna Farjallah.pdf (327.05 Ko) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

lirmm-02008214 , version 1 (04-01-2022)

Identifiers

Cite

Emna Farjallah, Valentin Gherman, Jean-Marc Armani, Luigi Dilillo. Evaluation of the temperature influence on SEU vulnerability of DICE and 6T-SRAM cells. DTIS 2018 - 13th International Conference on Design and Technology of Integrated Systems in Nanoscale Era, LIRMM, Apr 2018, Taormina, Italy. ⟨10.1109/DTIS.2018.8368578⟩. ⟨lirmm-02008214⟩
233 View
141 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More