Logic Locking: A Survey of Proposed Methods and Evaluation Metrics

Sophie Dupuis 1 Marie-Lise Flottes 1
1 TEST - TEST
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : The outsourcing business model is dominating the semiconductor industry. Due to this loss of control over the design flow, several threats have become a major source of concern, including overproduction and IP overuse. For over a decade, several solutions have been proposed in the literature to counteract such threats. These solutions consist in hiding the behavior of the IPs/ICs until the design house securely unlocks them. This way, only unlocked IPs/ICs can be used properly while locked ones produce erroneous data. In this paper, we survey logic locking approaches and discuss locking quality in hiding expected behavior and in resisting to attacks.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-02128826
Contributor : Sophie Dupuis <>
Submitted on : Tuesday, May 14, 2019 - 2:42:53 PM
Last modification on : Thursday, July 18, 2019 - 11:32:05 AM

Identifiers

Collections

Citation

Sophie Dupuis, Marie-Lise Flottes. Logic Locking: A Survey of Proposed Methods and Evaluation Metrics. Journal of Electronic Testing, Springer Verlag, 2019, 35 (3), pp.273-291. ⟨10.1007/s10836-019-05800-4⟩. ⟨lirmm-02128826⟩

Share

Metrics

Record views

38