Skip to Main content Skip to Navigation
Journal articles

Quadruple Cross-Coupled Dual-Interlocked-Storage-Cells based Multiple-Node-Upset-Tolerant Latch Designs

Abstract : First, this paper proposes a double-node-upset (DNU)-completely-tolerant (DNUCT) latch, featuring quadruple cross-coupled dual-interlocked-storage-cells (DICEs) with a C-element. Due to the existence of sufficient feedback loops, the latch can achieve complete DNU toleration. Second, this paper proposes an improved DNUCT latch (referred to as the TNUCT latch) by inserting a redundant level of C-elements at the output stage to intercept node-upset errors accumulated in the upstream DICEs so as to completely tolerate any possible triple-node-upset (TNU). Simulation results demonstrate the robustness of the proposed latches. These innovative latches are also cost-effective due to the use of high-speed transmission paths, clock gating, and fewer transistors. Compared with the typical TNU hardened latch (TNUHL) design that can completely tolerate any TNU, the proposed TNUCT latch reduces the delay-power-area product by approximate 98%. The proposed latches have less or equivalent sensitivity to process, voltage, and temperature variation effects compared with reference latches.
Complete list of metadatas

https://hal-lirmm.ccsd.cnrs.fr/lirmm-02399091
Contributor : Patrick Girard <>
Submitted on : Sunday, December 8, 2019 - 7:39:14 PM
Last modification on : Friday, January 17, 2020 - 3:07:06 PM

Identifiers

Collections

Citation

Aibin Yan, Yafei Ling, Jie Cui, Zhili Chen, Zhengfeng Huang, et al.. Quadruple Cross-Coupled Dual-Interlocked-Storage-Cells based Multiple-Node-Upset-Tolerant Latch Designs. IEEE Transactions on Circuits and Systems Part 1 Fundamental Theory and Applications, Institute of Electrical and Electronics Engineers (IEEE), In press, ⟨10.1109/TCSI.2019.2959007⟩. ⟨lirmm-02399091⟩

Share

Metrics

Record views

72