Skip to Main content Skip to Navigation
Conference papers

Characterization of a RISC-V System-on-Chip under Neutron Radiation

Abstract : Systems for harsh environments often use embedded processors for tasks that require reliability. However, harsh environments cause faulty behavior in electronics, which eventually lead to system failure. Therefore, embedded processors must use techniques to improve their reliability. In this context, this work presents the implementation and characterization of a RISC-V-based system-on-chip. We characterized our implementation by carrying out test campaigns at the ChipIr irradiation facility. This facility provides a beamline for testing electronics against neutrons, mimicking atmospheric-like environments. With this first test campaign, we identified the most critical parts of our system-on-chip and essential tips to improve the test effectiveness. In the second test campaign, we used an improved version of the system setup with higher reliability error observability features. The version embedding all the hardening techniques could correct or mitigate 98.1 % of the detected upsets under irradiation.
Complete list of metadata

https://hal-lirmm.ccsd.cnrs.fr/lirmm-03357515
Contributor : Douglas Almeida dos Santos Connect in order to contact the contributor
Submitted on : Monday, October 4, 2021 - 9:37:33 AM
Last modification on : Friday, October 22, 2021 - 3:07:43 PM

File

2021_DTIS [HAL Version] Charac...
Files produced by the author(s)

Identifiers

Collections

Citation

Douglas Almeida dos Santos, Lucas Matana Luza, Maria Kastriotou, Carlo Cazzaniga, Cesar Zeferino, et al.. Characterization of a RISC-V System-on-Chip under Neutron Radiation. 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS 2021), Jun 2021, Montpellier, France. ⟨10.1109/DTIS53253.2021.9505054⟩. ⟨lirmm-03357515⟩

Share

Metrics

Record views

19

Files downloads

15