Characterization of a RISC-V System-on-Chip under Neutron Radiation - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2021

Characterization of a RISC-V System-on-Chip under Neutron Radiation

Abstract

Systems for harsh environments often use embedded processors for tasks that require reliability. However, harsh environments cause faulty behavior in electronics, which eventually lead to system failure. Therefore, embedded processors must use techniques to improve their reliability. In this context, this work presents the implementation and characterization of a RISC-V-based system-on-chip. We characterized our implementation by carrying out test campaigns at the ChipIr irradiation facility. This facility provides a beamline for testing electronics against neutrons, mimicking atmospheric-like environments. With this first test campaign, we identified the most critical parts of our system-on-chip and essential tips to improve the test effectiveness. In the second test campaign, we used an improved version of the system setup with higher reliability error observability features. The version embedding all the hardening techniques could correct or mitigate 98.1 % of the detected upsets under irradiation.
Fichier principal
Vignette du fichier
2021_DTIS [HAL Version] Characterization of a RISC-V System-on-Chip under Neutron Radiation.pdf (160.1 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-03357515 , version 1 (04-10-2021)

Identifiers

Cite

Douglas Almeida dos Santos, Lucas Matana Luza, Maria Kastriotou, Carlo Cazzaniga, Cesar A Zeferino, et al.. Characterization of a RISC-V System-on-Chip under Neutron Radiation. DTIS 2021 - 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Jun 2021, Montpellier, France. ⟨10.1109/DTIS53253.2021.9505054⟩. ⟨lirmm-03357515⟩
66 View
178 Download

Altmetric

Share

Gmail Facebook X LinkedIn More