Reliability analysis of a fault-tolerant RISC-V system-on-chip - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Journal Articles Microelectronics Reliability Year : 2021

Reliability analysis of a fault-tolerant RISC-V system-on-chip


The space environment's hostility requires that the processors used in spacecraft be designed using fault tolerance techniques to reduce the propagation of errors. In this context, this work presents a low-cost fault-tolerant processor based on the RISC-V architecture, an emerging industry standard for building embedded processors. The implemented processor was integrated with a System-on-Chip to assess the cost and efficiency of fault tolerance techniques at the processor and system levels through simulation of fault injection campaigns. The proposed implementation uses physical and information redundancy to reduce the propagation of errors. The processor has a low overhead in silicon compared to other implementations of the same architecture. It mitigates 100% of the single transient faults injected and more than 65% of the transient faults when multiple faults are injected at random moments and locations. The number of errors propagated is slightly higher at the system level because the other system's components are not protected.
Fichier principal
Vignette du fichier
2021_MICREL____HAL_Version____Reliability_Analysis_of_Fault_Tolerant_RISC_V_SoC.pdf (371 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-03358839 , version 1 (29-09-2021)



Douglas Almeida dos Santos, Lucas Matana Luza, Luigi Dilillo, Cesar Albenes Zeferino, Douglas Rossi de Melo. Reliability analysis of a fault-tolerant RISC-V system-on-chip. Microelectronics Reliability, 2021, 125, pp.#114346. ⟨10.1016/j.microrel.2021.114346⟩. ⟨lirmm-03358839⟩
115 View
431 Download



Gmail Facebook X LinkedIn More