Design and Evaluation of Implementation Impact on a Fault-Tolerant Network-on-Chip Router - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2021

Design and Evaluation of Implementation Impact on a Fault-Tolerant Network-on-Chip Router

Abstract

This work investigates synthesis alternatives to minimize error propagation in the controllers responsible for flow regulation, packet routing, and resource arbitration in a Network-on-Chip router. The controllers are based on Finite-State Machines to provide flexibility and favor low resource usage in programmable logic devices. The proposed router embeds hardening techniques by using triple modular redundancy on controllers and the Hamming code on buffers. Experimental results show that the packet routing controller has the most impact on the metrics evaluated and that the migration from a Moore to a Mealy controller implementation reduces the error propagation and offers a higher throughput than hardening the controllers. The main contribution of this work consists of assessing the impact of different implementations of a router in terms of error propagation.
Fichier principal
Vignette du fichier
2021_DTIS___Design_and_Evaluation_of_Implementation_Impact_on_a_Fault_Tolerant_Network_on_Chip_Router___HAL_Version.pdf (401.91 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

lirmm-03358975 , version 1 (04-10-2021)

Identifiers

Cite

Douglas Rossi de Melo, Cesar Albenes Zeferino, Eduardo Augusto Bezerra, Luigi Dilillo. Design and Evaluation of Implementation Impact on a Fault-Tolerant Network-on-Chip Router. DTIS 2021 - 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Jun 2021, Montpellier, France. ⟨10.1109/DTIS53253.2021.9505053⟩. ⟨lirmm-03358975⟩
42 View
86 Download

Altmetric

Share

Gmail Facebook X LinkedIn More