Skip to Main content Skip to Navigation
Conference papers

Test Application Time Reduction with a Dynamically Reconfigurable Scan Tree Architecture

Abstract : A dynamically reconfigurable scan tree architecture is proposed to reduce (up to 95%) test application time and test data volume of standard scan architectures. Additional important aspects, such as the impact of the new architecture on circuit performance and DFT area, are also considered in this paper.
Complete list of metadata

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00105987
Contributor : Christine Carvalho de Matos <>
Submitted on : Saturday, November 28, 2020 - 3:57:58 PM
Last modification on : Saturday, November 28, 2020 - 4:02:16 PM

File

C117_2005_4_DDECS.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : lirmm-00105987, version 1

Collections

Citation

Yannick Bonhomme, Tomokazu Yoneda, Hideo Fujiwara, Patrick Girard. Test Application Time Reduction with a Dynamically Reconfigurable Scan Tree Architecture. 8th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Apr 2005, Sopron, Hungary. pp.19-26. ⟨lirmm-00105987⟩

Share

Metrics

Record views

174

Files downloads

22