Structural-Based Power-Aware Assignment of Don't Cares for Peak Power Reduction during Scan Testing - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2006

Structural-Based Power-Aware Assignment of Don't Cares for Peak Power Reduction during Scan Testing

Abstract

Scan architectures, though widely used in modern designs for testing purpose, are expensive in power consumption. In this paper, we first discuss the issues of excessive peak power consumption during scan testing. We next show that taking care of high current levels during the test cycle (i.e. between launch and capture) is highly relevant so as to avoid noise phenomena such as IR-drop or Ground Bounce. Then, we propose a solution based on power-aware assignment of don't care bits in deterministic test patterns that considers structural information of the circuit under test. Experiments have been performed on ISCAS'89 and ITC'99 benchmark circuits with the proposed structural-based poweraware X-filling technique. These results show that the proposed technique provides the best tradeoff between peak power reduction and increase of test sequence lenght.

Domains

Other
Fichier principal
Vignette du fichier
VLSIsoc06_fin.pdf (206.72 Ko) Télécharger le fichier
Loading...

Dates and versions

lirmm-00108141 , version 1 (19-10-2006)

Identifiers

  • HAL Id : lirmm-00108141 , version 1

Cite

Nabil Badereddine, Patrick Girard, Serge Pravossoudovitch, Christian Landrault, Arnaud Virazel, et al.. Structural-Based Power-Aware Assignment of Don't Cares for Peak Power Reduction during Scan Testing. VLSI-SOC'06: 14th IFIP WG 10.5 International Conference on Very Large Scale Integration and System-on-Chip, Oct 2006, Nice (France), pp.403-408. ⟨lirmm-00108141⟩
99 View
190 Download

Share

Gmail Facebook X LinkedIn More