Skip to Main content Skip to Navigation
Conference papers

Delay Bound Based CMOS Gate Sizing Technique

Abstract : In this paper we address the problem of delay constraint distribution on CMOS combinatorial paths. We first define a way to determine on any path the reasonable bounds of delay characterizing the structure. Then we define two constraint distribution methods that we compare to the equal delay distribution and to an industrial tool based on Newton-Raphson like algorithms. Validation is obtained on a 0.25µm process by comparing the different constraint distribution techniques on various benchmarks.
Complete list of metadata

Cited literature [9 references]  Display  Hide  Download
Contributor : Christine Carvalho de Matos Connect in order to contact the contributor
Submitted on : Wednesday, September 11, 2019 - 3:10:51 PM
Last modification on : Monday, October 11, 2021 - 1:24:13 PM
Long-term archiving on: : Saturday, February 8, 2020 - 12:16:56 AM


Publisher files allowed on an open archive




Alexandre Verle, Xavier Michel, Philippe Maurine, Nadine Azemard, Daniel Auvergne. Delay Bound Based CMOS Gate Sizing Technique. ISCAS: International Symposium on Circuits and Systems, May 2004, Vancouver, BC, Canada. pp.189-192, ⟨10.1109/ISCAS.2004.1329494⟩. ⟨lirmm-00108856⟩



Record views


Files downloads