Delay Bound Based CMOS Gate Sizing Technique - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2004

Delay Bound Based CMOS Gate Sizing Technique

Abstract

In this paper we address the problem of delay constraint distribution on CMOS combinatorial paths. We first define a way to determine on any path the reasonable bounds of delay characterizing the structure. Then we define two constraint distribution methods that we compare to the equal delay distribution and to an industrial tool based on Newton-Raphson like algorithms. Validation is obtained on a 0.25µm process by comparing the different constraint distribution techniques on various benchmarks.
Fichier principal
Vignette du fichier
Delay_bound_based_CMOS_gate_sizing_technique.pdf (365.8 Ko) Télécharger le fichier
Origin : Publisher files allowed on an open archive
Loading...

Dates and versions

lirmm-00108856 , version 1 (11-09-2019)

Identifiers

Cite

Alexandre Verle, Xavier Michel, Philippe Maurine, Nadine Azemard, Daniel Auvergne. Delay Bound Based CMOS Gate Sizing Technique. ISCAS: International Symposium on Circuits and Systems, May 2004, Vancouver, BC, Canada. pp.189-192, ⟨10.1109/ISCAS.2004.1329494⟩. ⟨lirmm-00108856⟩
97 View
80 Download

Altmetric

Share

Gmail Facebook X LinkedIn More