Temperature Dependence in Low Power CMOS UDSM Process

Abstract : In low power UDSM process the combined use of reduced value of the supply voltage and high threshold voltage value may greatly modify the temperature sensitivity of designs, which becomes structure and transition edge dependent. In this paper we propose a model for determining the temperature coefficient of CMOS structures and defining the worst Process, Voltage and Temperature condition to be verified for qualifying a design. This model is validated on two 0.13μm processes by comparing the calculated values of the temperature coefficient of the performance parameters to values deduced from electrical simulations (Eldo). Application to combinatorial path gives evidence of the occurrence of temperature inversion that is structure and control condition dependent and must carefully be considered for robust design validation.
Type de document :
Communication dans un congrès
PATMOS: Power and Timing Modeling, Optimization and Simulation, Sep 2004, Santorini, Greece. Springer, 14th International Workshop on Power and Timing Modeling Optimization and Simulation, LNCS (3254), pp.111-118, 2004, 〈10.1007/978-3-540-30205-6_13〉
Liste complète des métadonnées

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00108893
Contributeur : Christine Carvalho de Matos <>
Soumis le : lundi 23 octobre 2006 - 12:57:10
Dernière modification le : lundi 16 juillet 2018 - 11:08:13

Identifiants

Collections

Citation

Benoit Lasbouygues, Robin Wilson, Philippe Maurine, Nadine Azemard, Daniel Auvergne. Temperature Dependence in Low Power CMOS UDSM Process. PATMOS: Power and Timing Modeling, Optimization and Simulation, Sep 2004, Santorini, Greece. Springer, 14th International Workshop on Power and Timing Modeling Optimization and Simulation, LNCS (3254), pp.111-118, 2004, 〈10.1007/978-3-540-30205-6_13〉. 〈lirmm-00108893〉

Partager

Métriques

Consultations de la notice

45