Physical Extension of the Logical Effort Model - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2004

Physical Extension of the Logical Effort Model


The logical effort method has appeared very convenient for fast estimation and optimization of single paths. However it necessitates a calibration of all the gates of the library and appears to be sub-optimal for a complex implementation. This is due to the inability of this model in capturing I/O coupling and input ramp effects. In this paper, we introduce a physically based extension of the logical effort model, considering I/O coupling capacitance and input ramp effects. This extension of the logical effort model is deduced from an analysis of the supply gate switching process. Validation of this model is performed on 0.18µm and 0.13µm STM technologies. Application is given to the definition of a compact representation of CMOS library timing performance.
Fichier principal
Vignette du fichier
Physical_Extension_of_the_Logical_Effort_Model.pdf (1.06 Mo) Télécharger le fichier
Origin : Publisher files allowed on an open archive

Dates and versions

lirmm-00108895 , version 1 (13-09-2019)



Benoit Lasbouygues, Robin M. Wilson, Philippe Maurine, Nadine Azemard, Daniel Auvergne. Physical Extension of the Logical Effort Model. PATMOS: Power And Timing Modeling, Optimization and Simulation, Sep 2004, Santorini, Greece. pp.838-848, ⟨10.1007/978-3-540-30205-6_86⟩. ⟨lirmm-00108895⟩
83 View
111 Download



Gmail Facebook X LinkedIn More