Towards the System-on-Chip Realization of a Sensorless Vector Controller with Microsecond-order Computation Time

Abstract : The aim of this research is to implement sensorless vector control algorithms on a single, eventually reconfigurable, chip, with a computation timing constraint of, at most, 1-6 microseconds, and a concern for implementation cost. In this article, we discuss the implementation problems and tradeoffs involved in meeting these goals on Field-Programmable Gate Arrays (FPGAs). To be able to fit a complete induction motor vector controller on a single, inexpensive FPGA chip, we estimate the area/time requirements of each module involved in sensorless vector control. We discuss, in particular, the tradeoffs of implementing the key modules, the speed and flux observers and the Clarke and Park transformations. The speed and flux observers here under consideration are extended Kalman filter-based.
Type de document :
Communication dans un congrès
CCECE'06: Canadian Conference on Electrical and Computer Engineering, May 2006, IEEE, pp.908-912, 2006, 〈10.1109/CCECE.2006.277332〉
Liste complète des métadonnées

Littérature citée [4 références]  Voir  Masquer  Télécharger

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00125485
Contributeur : Arnaud Tisserand <>
Soumis le : vendredi 19 janvier 2007 - 18:27:37
Dernière modification le : jeudi 24 mai 2018 - 15:59:21
Document(s) archivé(s) le : mardi 6 avril 2010 - 22:20:39

Fichier

Identifiants

Collections

Citation

Rachid Beguenane, Jean-Gabriel Mailloux, Stephane Simard, Arnaud Tisserand. Towards the System-on-Chip Realization of a Sensorless Vector Controller with Microsecond-order Computation Time. CCECE'06: Canadian Conference on Electrical and Computer Engineering, May 2006, IEEE, pp.908-912, 2006, 〈10.1109/CCECE.2006.277332〉. 〈lirmm-00125485〉

Partager

Métriques

Consultations de la notice

158

Téléchargements de fichiers

234