Towards the System-on-Chip Realization of a Sensorless Vector Controller with Microsecond-order Computation Time - LIRMM - Laboratoire d’Informatique, de Robotique et de Microélectronique de Montpellier Access content directly
Conference Papers Year : 2006

Towards the System-on-Chip Realization of a Sensorless Vector Controller with Microsecond-order Computation Time

Abstract

The aim of this research is to implement sensorless vector control algorithms on a single, eventually reconfigurable, chip, with a computation timing constraint of, at most, 1-6 microseconds, and a concern for implementation cost. In this article, we discuss the implementation problems and tradeoffs involved in meeting these goals on Field-Programmable Gate Arrays (FPGAs). To be able to fit a complete induction motor vector controller on a single, inexpensive FPGA chip, we estimate the area/time requirements of each module involved in sensorless vector control. We discuss, in particular, the tradeoffs of implementing the key modules, the speed and flux observers and the Clarke and Park transformations. The speed and flux observers here under consideration are extended Kalman filter-based.
Fichier principal
Vignette du fichier
ccece06.pdf (375.02 Ko) Télécharger le fichier
Loading...

Dates and versions

lirmm-00125485 , version 1 (19-01-2007)

Identifiers

Cite

Rachid Beguenane, Jean-Gabriel Mailloux, Stephane Simard, Arnaud Tisserand. Towards the System-on-Chip Realization of a Sensorless Vector Controller with Microsecond-order Computation Time. CCECE'06: Canadian Conference on Electrical and Computer Engineering, May 2006, pp.908-912, ⟨10.1109/CCECE.2006.277332⟩. ⟨lirmm-00125485⟩
119 View
371 Download

Altmetric

Share

Gmail Facebook X LinkedIn More