Skip to Main content Skip to Navigation
Conference papers

Towards the System-on-Chip Realization of a Sensorless Vector Controller with Microsecond-order Computation Time

Abstract : The aim of this research is to implement sensorless vector control algorithms on a single, eventually reconfigurable, chip, with a computation timing constraint of, at most, 1-6 microseconds, and a concern for implementation cost. In this article, we discuss the implementation problems and tradeoffs involved in meeting these goals on Field-Programmable Gate Arrays (FPGAs). To be able to fit a complete induction motor vector controller on a single, inexpensive FPGA chip, we estimate the area/time requirements of each module involved in sensorless vector control. We discuss, in particular, the tradeoffs of implementing the key modules, the speed and flux observers and the Clarke and Park transformations. The speed and flux observers here under consideration are extended Kalman filter-based.
Document type :
Conference papers
Complete list of metadata

Cited literature [4 references]  Display  Hide  Download

https://hal-lirmm.ccsd.cnrs.fr/lirmm-00125485
Contributor : Arnaud Tisserand <>
Submitted on : Friday, January 19, 2007 - 6:27:37 PM
Last modification on : Thursday, October 10, 2019 - 10:49:15 AM
Long-term archiving on: : Tuesday, April 6, 2010 - 10:20:39 PM

Identifiers

Collections

Citation

Rachid Beguenane, Jean-Gabriel Mailloux, Stephane Simard, Arnaud Tisserand. Towards the System-on-Chip Realization of a Sensorless Vector Controller with Microsecond-order Computation Time. CCECE'06: Canadian Conference on Electrical and Computer Engineering, May 2006, pp.908-912, ⟨10.1109/CCECE.2006.277332⟩. ⟨lirmm-00125485⟩

Share

Metrics

Record views

246

Files downloads

468