Skip to Main content Skip to Navigation
Conference papers

Automatic Generation of Low-Power Circuits for the Evaluation of Polynomials

Arnaud Tisserand 1 
1 ARITH - Arithmétique informatique
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier
Abstract : This paper presents a method for the automatic generation of high-performance and low-power arithmetic operators based on polynomial approximations. It deals with the bit-level representation of the polynomial coefficients, the intermediate computations width, the approximation and the rounding errors. The generated operators are small, fast and numerically validated at design time. Some examples have been implemented on FPGAs.
Document type :
Conference papers
Complete list of metadata
Contributor : Arnaud TISSERAND Connect in order to contact the contributor
Submitted on : Tuesday, June 19, 2007 - 5:29:51 PM
Last modification on : Friday, August 5, 2022 - 10:45:45 AM
Long-term archiving on: : Tuesday, April 6, 2010 - 10:20:52 PM




Arnaud Tisserand. Automatic Generation of Low-Power Circuits for the Evaluation of Polynomials. 40th Asilomar Conference on Signals, Systems and Computers, Oct 2006, Pacific Grove, CA (USA), pp.2053-2057, ⟨10.1109/ACSSC.2006.355128⟩. ⟨lirmm-00125519⟩



Record views


Files downloads